Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

fix targets for memory wrappers; change shell script permissions; fix sram.v generation for ASIC; improve asic.mk; cleanup datasheet files from ASIC memories; transfer ASIC reports from server to local machine; use CASE variable to filter libraries to use on synthesis for ASIC; update CACHE submodule; update sources according new submodule; rename XMSIM_SERVER and XMSIM_USER variables to CADENCE_SERVER and CADENCE_USER #203

Merged
merged 4 commits into from
Oct 17, 2021
Merged

fix targets for memory wrappers; change shell script permissions; fix sram.v generation for ASIC; improve asic.mk; cleanup datasheet files from ASIC memories; transfer ASIC reports from server to local machine; use CASE variable to filter libraries to use on synthesis for ASIC; update CACHE submodule; update sources according new submodule; rename XMSIM_SERVER and XMSIM_USER variables to CADENCE_SERVER and CADENCE_USER #203

merged 4 commits into from
Oct 17, 2021

Conversation

JDLopes
Copy link
Contributor

@JDLopes JDLopes commented Oct 17, 2021

No description provided.

@jjts jjts merged commit 3106c3d into IObundle:asic Oct 17, 2021
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@JDLopes @jjts