Skip to content
View DejianLin's full-sized avatar

Block or report DejianLin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Realisation_of_32X8-_ROM_using_Xilinx_SysGen Realisation_of_32X8-_ROM_using_Xilinx_SysGen Public

    Forked from ChinmaiChowdary/Realisation_of_32X8-_ROM_using_Xilinx_SysGen

    Xilinx System Generator for DSP (SysGen) is a MATLAB Simulink add-on that enables the development of architecture-level FPGA designs using graphical blocks programming.Simulink allows users to simu…

    MATLAB

  2. Testing_32bit_ALU_using_Xilinx_SysGen Testing_32bit_ALU_using_Xilinx_SysGen Public

    Forked from ChinmaiChowdary/Testing_32bit_ALU_using_Xilinx_SysGen

    MATLAB

  3. BRAM_DDR3_HDMI BRAM_DDR3_HDMI Public

    Forked from CY0807/BRAM_DDR3_HDMI

    在FPGA中将图像数据输入到DDR3中，再输送到HDMI接口上进行显示。

    VHDL

  4. fm-transmitter fm-transmitter Public

    Forked from natanvotre/fm-transmitter

    FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic and so forth.

    Verilog