Student at Faculty of Automatic Control and Computer Engineering, TUIASI University.
Almost useless side-projects are my ✨bread and butter✨
- Iasi, Romania
Pinned Loading
-
-
karatsuba_multiplier
karatsuba_multiplier PublicA Xilinx Zynq 7020 platform which features a DMA connected IP which accelerates multiplications based on the karatsuba algorithm and DSPs written in Verilog.
VHDL
-
RISC_V_PIPELINE
RISC_V_PIPELINE PublicA pipelined implementation of the base RISC-V ISA written in verilog.
Verilog
-
SplaiShowdown
SplaiShowdown PublicA street fighting game made for an academic task. Its main features are a custom animation engine based on tree-like skeletons, a custom input/combo system, AI, etc.
Java
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.