SPI broken for STM32L1 #21546
Assignees
Labels
area: SPI
SPI bus
bug
The issue is a bug, or the PR is fixing a bug
platform: STM32
ST Micro STM32
priority: medium
Medium impact/importance bug
Comments
|
@psidhu Since you are the actual author of the commit, could you please look into this? |
|
@Mani-Sadhasivam, thanks for reporting. This is partly my bad, not enough tests have been made for this behavior to be made used by default. |
|
@erwango Sure, though it may take me a small bit of time to get to. |
erwango
added a commit
to erwango/zephyr
that referenced
this issue
Jan 6, 2020
Behavior of sending 16bits in 8bits mode when possible is not working with all slaves, as it appears. should be It should be optional and not be active by default. Fixes zephyrproject-rtos#21546 Fixes zephyrproject-rtos#21679 Signed-off-by: Erwan Gouriou <[email protected]>
erwango
added a commit
to erwango/zephyr
that referenced
this issue
Jan 6, 2020
…ossible" This reverts commit 2ce8fa1. Fixes zephyrproject-rtos#21546 Fixes zephyrproject-rtos#21679 Signed-off-by: Erwan Gouriou <[email protected]>
galak
added
area: SPI
jhedberg
pushed a commit
that referenced
this issue
Jan 7, 2020
…ossible" This reverts commit 2ce8fa1. Fixes #21546 Fixes #21679 Signed-off-by: Erwan Gouriou <[email protected]>
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Describe the bug
With the current Zephyr master, SPI is not working as expected on STM32L1 based 96boards Wistrio board. Some of the bytes of the received data seems to be dropping.
To Reproduce
Reproducible with the LoRa PR #18998 which uses SPI for communicating to the Radio.
The issue seems to be with this commit: 2ce8fa1
To be more precise, setting
xfer_16flag manually tofalsefixes the issue, which means the problem is with sending/receiving 16bits of data.The text was updated successfully, but these errors were encountered: