-
Notifications
You must be signed in to change notification settings - Fork 0
/
index.html
261 lines (210 loc) · 20.7 KB
/
index.html
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
<base href="https://vetter.github.io/">
<title>Jeffrey S. Vetter - Homepage</title>
<div>
<style>
a:hover {background-color:#ffff00;}
h1,h2,h3 {font-family: arial, helvetica, sans-serif;}
h1 {font-size: 20;background-color:#ddd;}
h2 {font-size: 16;}
h3 {font-size: 12;}
body {font-family: Calibri, Arial, Helvetica, Times New Roman,Times,serif; }
</style>
<center>
<font size="7"><strong>Jeffrey S. Vetter </strong></font>
</center>
<div>
<table border="0" cellpadding="4" style="width:100%" align="center">
<tbody>
<tr>
<td width="10%">
<p align=right><strong>Organization </strong></p>
</td>
<td style='background:#D9D9D9;' width="30%">
<p>Corporate Fellow<br />
<a href="https://www.ornl.gov/section/advanced-computing-systems-research">Head for Advanced Computing Systems Research Section</a><br />
<a href="http://www.csm.ornl.gov/">Computer Science and Mathematics Division </a><br />
<strong><a href="http://www.ornl.gov/">Oak Ridge National Laboratory </a> </strong></p>
</td>
<td rowspan="8" width="15%">
<p> </p>
</td>
<td rowspan="8" width="45%">
<p> <img alt="Mug Shot" src="photos/vetter-2015-11-19.jpg" width="400" align="middle" /></p>
</td>
</tr>
<tr>
<td>
<p align=right><strong>Address </strong></p>
</td>
<td >
<p>One Bethel Valley Road (<a href="http://maps.google.com/maps/ms?f=q&hl=en&geocode=&ie=UTF8&msa=0&msid=105045845400650903506.000448813c257316f2e1c&t=h&ll=35.928328,-84.314404&spn=0.012806,0.014012&z=16&iwloc=00044881541e156fd810c">Map</a>)<br />
Bldg 5100, MS-6173<br />
Oak Ridge, TN 37831-6173</p>
(<a href="https://www.ornl.gov/content/come-see-us">Visitor information including lodging and directions) </a>)</p>
</td>
</tr>
<tr>
<td>
<p align=right><strong>Office </strong></p>
</td>
<td style='background:#D9D9D9;'>
<!-- <p><a href="http://ft.ornl.gov/ft-directions.html">Bldg 5100, Room 232 </a></p> -->
<p><a href="http://ft.ornl.gov/visiting">Bldg 5100, Room 232 </a></p>
</td>
</tr>
<tr>
<td>
<p align=right><strong>Phone </strong></p>
</td>
<td >
<p>+1 865-356-1649</p>
</td>
</tr>
<tr>
<td>
<p align=right><strong>Email </strong></p>
</td>
<td style='background:#D9D9D9;'>
<p><a href="mailto:[email protected]">[email protected] </a></p>
</td>
</tr>
<tr>
<td>
<p align=right><strong>URL </strong></p>
</td>
<td >
<p><a href="https://vetter.github.io/">https://vetter.github.io/ </a></p>
</td>
</tr>
<!-- <tr>
<td>
<p align=right><strong>Channels </strong></p>
</td>
<td style='background:#D9D9D9;'>
<ul>
<li>
</ul>
</td>
</tr> -->
<tr>
<td>
<p align=right><strong>ORCID </strong></p>
</td>
<td style='background:#D9D9D9;'>
<p><div itemscope itemtype="https://schema.org/Person"><a itemprop="sameAs" content="https://orcid.org/0000-0002-2449-6720" href="https://orcid.org/0000-0002-2449-6720" target="orcid.widget" rel="noopener noreferrer" style="vertical-align:top;"><img src="https://orcid.org/sites/default/files/images/orcid_16x16.png" style="width:1em;margin-right:.5em;" alt="ORCID iD icon">https://orcid.org/0000-0002-2449-6720</a></div></p>
</td>
</tr>
</tbody>
</table>
</div>
<h1 >Bio</h1>
<a href="http://j.mp/chpc2013"> <img alt="https://images.tandf.co.uk/common/jackets/crclarge/978146656/9781466568341.jpg" src="https://images.tandf.co.uk/common/jackets/crclarge/978146656/9781466568341.jpg" style="border-width: 0px; border-style: solid; margin-left: 12px; margin-right: 12px; width: auto; height: 100px; float: right;" title="" /> </a>
<a href="http://j.mp/chpc2015"><img alt="https://images.tandf.co.uk/common/jackets/crclarge/978036737/9780367377755.jpg" src="https://images.tandf.co.uk/common/jackets/crclarge/978036737/9780367377755.jpg" style="border-width: 0px; border-style: solid; margin-left: 12px; margin-right: 12px; width: auto; height: 100px; float: right;" title="" /> </a>
<a href="http://bit.ly/2EuXtc7"> <img alt="https://images.tandf.co.uk/common/jackets/crclarge/978113848/9781138487079.jpg" src="https://images.tandf.co.uk/common/jackets/crclarge/978113848/9781138487079.jpg" style="border-width: 0px; border-style: solid; margin-left: 12px; margin-right: 12px; width: auto; height: 100px; float: right;" title="" /> </a>
<p>
Jeffrey S. Vetter, Ph.D., is a <a href="https://www.ornl.gov/news/ornl-adds-five-researchers-corporate-fellow-ranks">Corporate Fellow</a> at Oak Ridge National Laboratory (ORNL).
At ORNL, he is currently the Head for the
<a href="https://www.ornl.gov/section/advanced-computing-systems-research">Advanced Computing Systems Research</a> Section that has six groups with over 50 staff members working on topics including computer architectures, programming systems, software engineering, distributed computing, and microelectronics.
To promote research in emerging computing technologies, in 2005, Vetter founded the Experimental Computing Laboratory (<a href="https://excl.ornl.gov/">ExCL</a>) and it annually serves about 100 scientists.
Previously, Vetter was the founding group leader of the Future Technologies Group in the Computer Science and Mathematics Division from 2003 until 2020.
From 2016 until 2020, Vetter held a joint appointment at the <a href=http://www.eecs.utk.edu/>Electrical Engineering and Computer Science Department</a> of the University of Tennessee-Knoxville.
From 2005 through 2015, Vetter was a Joint Faculty Professor at Georgia Institute of Technology.
At GT, from 2009 to 2015, Vetter was the Principal Investigator of the NSF Track 2D Experimental Computing XSEDE Facility, named <a href="https://www.nsf.gov/awardsearch/showAward?AWD_ID=0910735">Keeneland</a>, for large scale heterogeneous computing using graphics processors, and the Director of the <a href="https://nvidianews.nvidia.com/news/nvidia-names-georgia-institute-of-technology-a-cuda-center-of-excellence-6622990">NVIDIA Center of Excellence</a>.
<p>
Vetter earned his Ph.D. in Computer Science from the <a href="http://www.cc.gatech.edu/">Georgia Institute of Technology</a>. He joined ORNL in 2003, after stints as a computer scientist and project leader at <a href="https://computation.llnl.gov/casc/">Lawrence Livermore National Laboratory</a>, and postdoctoral researcher at the <a href="http://cs.illinois.edu/"> University of Illinois at Urbana-Champaign</a>. The coherent thread through his research is developing rich architectures and software systems that solve important, real-world high-performance computing problems. Recently, his team has been investigating the effectiveness of radically diverse architectures, including deep memory hierarchies with non-volatile memory, and heterogeneous processors such as GPUs, SoCs, and field-programmable gate arrays (FPGAs), for important HPC and streaming applications. In fact, he helped to coin the term
<a href="https://dx.doi.org/10.2172/1473756">Extreme Heterogeneity</a>.
<p>
Vetter is a Fellow of the IEEE and AAAS, and a Distinguished Scientist Member of the ACM.
In 2018, Vetter was awarded the <a href="https://www.ornl.gov/news/vetter-named-top-scientist-ornl-s-annual-awards-night/">
ORNL Director's Award for Outstanding Individual Accomplishment in Science and Technology</a>.
In 2010, as part of an interdisciplinary team from Georgia Tech, NYU, and ORNL, Vetter was awarded the <a href="http://www.hpcwire.com/offthewire/Blood-Simulation-on-Jaguar-Takes-Gordon-Bell-Prize-109907029.html"> Gordon Bell Prize </a>.
In 2020, along with a large team from IBM and LLNL, Vetter received the <a href="https://www.hpcwire.com/off-the-wire/first-peer-reviewed-paper-to-disclose-the-blue-gene-l-system-wins-sc20-test-of-time-award/">SC20 Test of Time Award</a> for the paper from SC02, entitled “An Overview of the Blue Gene/L Supercomputer.”
Also, his work has won awards at major venues: Best Paper Awards at the International Parallel and Distributed Processing Symposium (IPDPS), EuroPar, and the 2018 AsHES Workshop, Best Student Paper Finalist at SC14, Best Paper Finalist at the IEEE HPEC Conference, and Best Presentation at EASC 2015.
In 2015, Vetter served as the Technical Program Chair of <a href="http://sc15.supercomputing.org/">SC15</a> (<a href="http://www.hpcwire.com/off-the-wire/sc15-breaks-exhibits-and-attendance-records-while-in-austin/">SC15 Breaks Exhibits and Attendance Records While in Austin</a>). His recent books, entitled
"<a href="https://www.crcpress.com/search/results?kw=jeffrey+vetter">
Contemporary High Performance Computing: From Petascale toward Exascale (Vols. 1 -- 3)</a>,"
survey the international landscape of HPC. Vetter recently served as a member of the <a href="https://www.src.org/about/decadal-plan/">SRC Decadal Plan Executive Committee</a>.
<p>
Recent sponsors of his team's work include the Department of Energy Office of Science (SC), the Defense Advanced Research Projects Agency (DARPA), the National Science Foundation (NSF), and Oak Ridge National Laboratory. Currently, Vetter serves as a level 3 manager and software project PI in the DOE Exascale Computing Project (ECP), a PI for the Domain-Specific System on a Chip program in the DAPRA Electronics Resurgence Initiative, a PI of the ASCR Sawtooth project to investigate solutions to challenges in emerging memory and storage systems, in addition to other roles.
<!-- <p>Jeffrey S. Vetter, Ph.D., is a Distinguished R&D Staff Member, and the founding group leader of the <a href="http://ft.ornl.gov/"> Future Technologies Group </a> in the Computer Science and Mathematics Division of Oak Ridge National Laboratory. Vetter also holds a joint appointment at the <a href=http://www.eecs.utk.edu/>Electrical Engineering and Computer Science Department</a> of the University of Tennessee-Knoxville. From 2005 through 2015, Vetter held a Joint position at Georgia Institute of Technology, where, from 2009 to 2015, he was the Principal Investigator of the NSF Track 2D Experimental Computing XSEDE Facility, named <a href="https://www.nsf.gov/awardsearch/showAward?AWD_ID=0910735">Keeneland</a>, for large scale heterogeneous computing using graphics processors, and the Director of the <a href="http://research.nvidia.com/content/gatech-ccoe-summary/"> NVIDIA CUDA Center of Excellence</a>.</p> -->
<!-- http://keeneland.gatech.edu/ -->
<!-- <p>Vetter earned his Ph.D. in Computer Science from the <a href="http://www.cc.gatech.edu/"> Georgia Institute of Technology</a>. He joined ORNL in 2003, after stints as a computer scientist and project leader at <a href="https://computation.llnl.gov/casc/"> Lawrence Livermore National Laboratory</a>, and postdoctoral researcher at the <a href="http://cs.illinois.edu/"> University of Illinois at Urbana-Champaign</a>.
The coherent thread through his research is developing rich architectures and software systems that solve important, real-world high-performance computing problems. He has been investigating the effectiveness of next-generation architectures, such as non-volatile memory systems, massively multithreaded processors, and heterogeneous processors such as graphics processors and field-programmable gate arrays (FPGAs), for key applications. His recent books, entitled "Contemporary High Performance Computing: From Petascale toward Exascale (Vols. 1 and 2)," survey the international landscape of HPC
<p><img alt="http://sc15.supercomputing.org/sites/all/themes/sc14/files/sc15-logo.png" src="http://sc15.supercomputing.org/sites/all/themes/sc14/files/sc15-logo.png" style="border-width: 0px; border-style: solid; margin-left: 12px; margin-right: 12px; height: 50px; float: right;" title="" /> -->
<!-- Vetter is a Fellow of the IEEE, and a Distinguished Scientist Member of the ACM.
In 2018, Vetter was awarded the
<a href="https://www.ornl.gov/news/vetter-named-top-scientist-ornl-s-annual-awards-night/">
ORNL Director's Award for Outstanding Individual Accomplishment in Science and Technology</a>.
As part of an interdisciplinary team from Georgia Tech, NYU, and ORNL, Vetter was awarded the <a href="http://www.hpcwire.com/offthewire/Blood-Simulation-on-Jaguar-Takes-Gordon-Bell-Prize-109907029.html"> Gordon Bell Prize </a> in 2010.
-->
<!-- Also, his work has won awards at major venues: Best Paper Awards at the International Parallel and Distributed Processing Symposium (IPDPS), EuroPar and the 2018 AsHES Workshop, Best Student Paper Finalist at SC14, Best Presentation at EASC 2015, and Best Paper Finalist at the IEEE HPEC Conference.
In 2015, Vetter served as the Technical Program Chair of <a href="http://sc15.supercomputing.org/">SC15</a> (<a href="http://www.hpcwire.com/off-the-wire/sc15-breaks-exhibits-and-attendance-records-while-in-austin/">SC15 Breaks Exhibits and Attendance Records While in Austin</a>).
</p> -->
<!-- <h1 >Research Projects and Software</h1>
<ul type="disc">
<li>Check our FT Group <a href="http://ft.ornl.gov/research"> Research Projects </a> and <a href="http://ft.ornl.gov/doku/ft-software/start"> Software </a> pages, listed on our group front page for specific software packages, such as SHOC and mpiP.</li>
</ul> -->
<h1 >Recent Publications</h1>
<ul type="disc">
<li>See my <a href="http://scholar.google.com/citations?hl=en&user=pWnx6r4AAAAJ"> Google Scholar page</a> or
my <a href="https://dblp.uni-trier.de/pers/hd/v/Vetter:Jeffrey_S="> DBLP page</a>.
<!-- or our <a href="http://ft.ornl.gov/publications"> Future Tech Publications page </a> for group publications. -->
</li>
<li>My book set, entitled " <em> Contemporary High Performance Computing: From Petascale toward Exascale (Vols. 1-3) </em>."
Amazon: [ <a href="http://j.mp/YhLiQP"> Vol 1 </a> ]
[ <a href="http://j.mp/chpc2015"> Vol 2 </a> ]
[ <a href="https://www.amazon.com/Contemporary-High-Performance-Computing-Computational-ebook/dp/B07RWDYLL8/"> Vol 3 </a> ]</li>
</li>
</ul>
<h1 >Recent Presentations</h1>
<ul type="disc">
<li>Keynote, "<a href="https://icpp2024.org/">Deep Codesign in the Post-Exascale Computing Era </a>," International Conference on Parallel Processing (ICPP), Visby, Sweden, 2024.</li>
<li>Plenary, "<a href="https://shonan.nii.ac.jp/seminars/181/ ">Deep Codesign in the Post-Exascale Computing Era </a>," Shonan Seminar No. 181, Shonan Village Center, Japan, 2024.</li>
<li>Panel, "<a href="https://csm.arizona.edu/fusenano">Materials, Devices, Circuits, and Systems - and Beyond</a>," FUSENANO 2024: Molecules to Systems: The Future of Semiconductors with 1D and 2D Nanomaterials, Tucson, 2024.</li>
<li>Keynote, "<a href="https://wamta24.icl.utk.edu/program">Deep Codesign in the Post-Exascale Computing Era </a>," Workshop on Asynchronous Many-Task Systems and Applications 2024, Knoxville, 2024.</li>
<li>Plenary, "<a href="https://web.cvent.com/event/20E92F6E-6976-4E16-A02C-6FCE3CBD23C5/summary">Deep Codesign in the Post-Exascale Computing Era </a>," DOE ASCR Computer Science PI Meeting, Atlanta, 2024.</li>
<li>Panel, "<a href="nan">Challenges in Heterogeneous Computing</a>," Joint DOE-MEXT Workshop on High Performance Computing, Tokyo, 2024.</li>
<li>Keynote, "<a href="https://icrc.ieee.org/program/">Deep Codesign in the Post-Exascale Computing Era </a>," IEEE International Conference on Rebooting Computing (ICRC), San Diego, 2023.</li>
<li>Panel, "<a href="https://sc23.conference-program.com/presentation/?id=bof157&sess=sess404">BOF Panel: Advanced Architecture "Playgrounds" – Past Lessons and Future Accesses of Testbeds</a>," SC23, Denver, 2023.</li>
<li>Panel, "<a href="https://sc23.conference-program.com/presentation/?id=pan102&sess=sess187">Runtimes and Workflow Systems for Extreme Heterogeneity: Challenges and Opportunities</a>," SC23, Denver, 2023.</li>
<li>Panel, "<a href="https://sc23.conference-program.com/presentation/?id=miscp128&sess=sess432">Workshop Panel: S4PST: Stewardship of Programming Systems and Tools</a>," SC23, Denver, 2023.</li>
<li>Panel, "<a href="https://events.cels.anl.gov/event/388/">Panel: Runtime and System Software for future extreme-scale systems</a>," Symposium in Honor of Rusty Lusk, Argonne National Lab, 2023.</li>
<li>Invited, "<a href="nan">Abisko: Deep Codesign of an Energy-Optimized, High Performance Neuromorhpic Accelerator</a>," AI-Enhanced Co-Design for Next-Generation Microelectronics, Virtual, 2023.</li>
<li>Invited, "<a href="https://multicore.world/">Deep Codesign in the Post-Exascale Computing Era </a>," Multicore World, Wellington, 2023.</li>
<li>Keynote, "<a href="https://sites.gatech.edu/crnch/crnch-summit/">Deep Codesign in the Post-Exascale Computing Era </a>," Georgia Tech CRNCH Summit, Georgia Institute of Technology, 2023. <a href="https://github.com/gt-crnch/crnch-summit-2023/blob/main/presenter_slides/Thursday_02_02_23/01_jeff_vetter_deep_codesign_post_exascale_crnch_summit_2023.pdf">[slides]</a></li>
<li>Panel, "<a href="https://sc22.supercomputing.org/?post_type=page&p=3479&id=bof136&sess=sess309">BOF: Julia for HPC</a>," SC22, Dallas, 2022.</li>
<li>Panel, "<a href="https://sc22.supercomputing.org/?post_type=page&p=3479&id=pan109&sess=sess179">Runtimes Systems for Extreme Heterogeneity: Challenges and Opportunities</a>," SC22, Dallas, 2022.</li>
<li>Panel, "<a href="https://sc22.supercomputing.org/?post_type=page&p=3479&id=pan122&sess=sess187">Do Domain-Specific Processors Need a Domain-Specific Networks?</a>," SC22, Dallas, 2022.</li>
<li>Panel, "<a href="https://sc22.supercomputing.org/?post_type=page&p=3479&id=bof148&sess=sess322">BOF: Advances in FPGA Programming and Technology for HPC</a>," SC22, Dallas, 2022.</li>
<li>Keynote, "<a href="https://www.ccs.tsukuba.ac.jp/sympo20221013en/">Preparing for Post-Exascale Computing</a>," 30th Anniversary Symposium for the Center for Computational Sciences at the University of Tsukuba, Tsukuba, 2022.</li>
<li>Invited, "<a href="nan">Pondering Post Exascale Computing</a>," CCDSC, Lyon, 2022.</li>
<li>Invited, "<a href="https://niceworkshop.org/">Abisko: Deep Codesign of an Energy-Optimized, High Performance Neuromorhpic Accelerator</a>," Neuro-Inspired Computational Elements (NICE), Heidelberg, 2022.</li>
</ul>
<h1 >Recent Professional Activities</h1>
<ul>
<li>2025, <a href="https://ppopp25.sigplan.org/">ACM PPOPP</a>, Program Committee</li>
<li>2024, <a href="https://sc24.supercomputing.org">SC24 Technical Papers</a>, Program Committee</li>
<li>2024, <a href="http://ieee-hpec.org/">IEEE High Performance Extreme Computing Conference (HPEC)</a>, Program Committee</li>
<li>2024, <a href="https://www.orau.gov/2024EECWorkshop">2024 Energy-Efficient Computing for Science Workshop</a>, Co-chair</li>
<li>2023, <a href="https://sites.google.com/lbl.gov/chiplets-workshop-2023/home">Chiplets for HPC and Advanced Sensors Workshop</a>, Organizing Committee</li>
<li>2023, <a href="http://ieee-hpec.org/">IEEE High Performance Extreme Computing Conference (HPEC)</a>, Program Committee</li>
<li>2023, <a href="https://sc23.supercomputing.org/">SC23 Technical Papers</a>, Program Committee</li>
<li>2022, <a href="http://ieee-hpec.org/">IEEE High Performance Extreme Computing Conference (HPEC)</a>, Program Committee</li>
<li>2022, <a href="https://sc22.supercomputing.org/program/papers/ ">SC22 Technical Papers</a>, Program Committee</li>
<li>2022, <a href="https://sc22.supercomputing.org/program/awards/test-of-time-award/ ">SC22 Test of Time Award</a>, Program Committee</li>
<li>2021, <a href="https://h2rc.cse.sc.edu/">H2RC Workshop @ SC21</a>, Program Committee</li>
<li>2021, <a href="http://heteropar2021.bsc.es/">HETEROPAR 2021: Algorithms, Models and Tools for Parallel Computing on Heterogeneous Platforms</a>, Program Committee</li>
<li>2021, <a href="https://chapel-lang.org/CHIUW2021.html">CHIUW 2021: 8th Annual Chapel Implementers and Users Workshop</a>, Program Committee</li>
<li>2021, <a href="https://icrc.ieee.org/">IEEE International Conference on Rebooting Computing (ICRC 2021)</a>, Program Committee</li>
<li>2021, <a href="http://ieee-hpec.org/">IEEE High Performance Extreme Computing Conference (HPEC)</a>, Program Committee</li>
<li>2021, <a href="https://www.orau.gov/ASCR-CoDesign">DOE ASCR Workshop on Reimagining Codesign</a>, Organizing Committee</li>
<li>2021, <a href="https://ppopp21.sigplan.org/">PPOPP</a>, Program Committee</li>
<li>2020, <a href="https://www.nitrd.gov/nitrdgroups/index.php?title=Software-Extreme-Heterogeneity">NITRD Workshop on Software in the Era of Extreme Heterogeneity</a>, Advisor</li>
<li>2020, <a href="https://sc20.supercomputing.org/">SC20 Invited Speakers</a>, Program Committee</li>
<li>2020, <a href="https://www.src.org/about/decadal-plan/">SRC Decadal Plan for Semiconductors</a>, Executive Committee</li>
<li>2019, <a href="https://doi.org/10.2172/1631812">DOE ASCR 40 Year Highlights</a>, Committee</li>
</ul>
<center>
<p># # #</p>
</center>
</div>