forked from olofk/ipyxact
-
Notifications
You must be signed in to change notification settings - Fork 1
/
businterfaces.xml
161 lines (161 loc) · 5.71 KB
/
businterfaces.xml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5">
<spirit:vendor>opencores</spirit:vendor>
<spirit:library>ip</spirit:library>
<spirit:name>autointercon</spirit:name>
<spirit:version>0</spirit:version>
<spirit:busInterfaces>
<spirit:busInterface>
<spirit:name>wb</spirit:name>
<spirit:slave/>
<spirit:abstractionType spirit:library="wishbone" spirit:name="wishbone.absDef" spirit:vendor="org.opencores" spirit:version="b3"/>
<spirit:busType spirit:library="wishbone" spirit:name="wishbone" spirit:vendor="org.opencores" spirit:version="b3"/>
<spirit:portMaps>
<spirit:portMap>
<spirit:logicalPort>
<spirit:name>adr_o</spirit:name>
<spirit:vector>
<spirit:left>31</spirit:left>
<spirit:right>0</spirit:right>
</spirit:vector>
</spirit:logicalPort>
<spirit:physicalPort>
<spirit:name>wbs_ram_adr_i</spirit:name>
<spirit:vector>
<spirit:left>31</spirit:left>
<spirit:right>0</spirit:right>
</spirit:vector>
</spirit:physicalPort>
</spirit:portMap>
<spirit:portMap>
<spirit:logicalPort>
<spirit:name>dat_o</spirit:name>
<spirit:vector>
<spirit:left>31</spirit:left>
<spirit:right>0</spirit:right>
</spirit:vector>
</spirit:logicalPort>
<spirit:physicalPort>
<spirit:name>wbs_ram_dat_i</spirit:name>
<spirit:vector>
<spirit:left>31</spirit:left>
<spirit:right>0</spirit:right>
</spirit:vector>
</spirit:physicalPort>
</spirit:portMap>
<spirit:portMap>
<spirit:logicalPort>
<spirit:name>sel_o</spirit:name>
<spirit:vector>
<spirit:left>3</spirit:left>
<spirit:right>0</spirit:right>
</spirit:vector>
</spirit:logicalPort>
<spirit:physicalPort>
<spirit:name>wbs_ram_sel_i</spirit:name>
<spirit:vector>
<spirit:left>3</spirit:left>
<spirit:right>0</spirit:right>
</spirit:vector>
</spirit:physicalPort>
</spirit:portMap>
<spirit:portMap>
<spirit:logicalPort>
<spirit:name>we_o</spirit:name>
</spirit:logicalPort>
<spirit:physicalPort>
<spirit:name>wbs_ram_we_i</spirit:name>
</spirit:physicalPort>
</spirit:portMap>
<spirit:portMap>
<spirit:logicalPort>
<spirit:name>cyc_o</spirit:name>
</spirit:logicalPort>
<spirit:physicalPort>
<spirit:name>wbs_ram_cyc_i</spirit:name>
</spirit:physicalPort>
</spirit:portMap>
<spirit:portMap>
<spirit:logicalPort>
<spirit:name>stb_o</spirit:name>
</spirit:logicalPort>
<spirit:physicalPort>
<spirit:name>wbs_ram_stb_i</spirit:name>
</spirit:physicalPort>
</spirit:portMap>
<spirit:portMap>
<spirit:logicalPort>
<spirit:name>cti_o</spirit:name>
<spirit:vector>
<spirit:left>2</spirit:left>
<spirit:right>0</spirit:right>
</spirit:vector>
</spirit:logicalPort>
<spirit:physicalPort>
<spirit:name>wbs_ram_cti_i</spirit:name>
<spirit:vector>
<spirit:left>2</spirit:left>
<spirit:right>0</spirit:right>
</spirit:vector>
</spirit:physicalPort>
</spirit:portMap>
<spirit:portMap>
<spirit:logicalPort>
<spirit:name>bte_o</spirit:name>
<spirit:vector>
<spirit:left>1</spirit:left>
<spirit:right>0</spirit:right>
</spirit:vector>
</spirit:logicalPort>
<spirit:physicalPort>
<spirit:name>wbs_ram_bte_i</spirit:name>
<spirit:vector>
<spirit:left>1</spirit:left>
<spirit:right>0</spirit:right>
</spirit:vector>
</spirit:physicalPort>
</spirit:portMap>
<spirit:portMap>
<spirit:logicalPort>
<spirit:name>dat_i</spirit:name>
<spirit:vector>
<spirit:left>31</spirit:left>
<spirit:right>0</spirit:right>
</spirit:vector>
</spirit:logicalPort>
<spirit:physicalPort>
<spirit:name>wbs_ram_dat_o</spirit:name>
<spirit:vector>
<spirit:left>31</spirit:left>
<spirit:right>0</spirit:right>
</spirit:vector>
</spirit:physicalPort>
</spirit:portMap>
<spirit:portMap>
<spirit:logicalPort>
<spirit:name>ack_i</spirit:name>
</spirit:logicalPort>
<spirit:physicalPort>
<spirit:name>wbs_ram_ack_o</spirit:name>
</spirit:physicalPort>
</spirit:portMap>
<spirit:portMap>
<spirit:logicalPort>
<spirit:name>err_i</spirit:name>
</spirit:logicalPort>
<spirit:physicalPort>
<spirit:name>wbs_ram_err_o</spirit:name>
</spirit:physicalPort>
</spirit:portMap>
<spirit:portMap>
<spirit:logicalPort>
<spirit:name>rty_i</spirit:name>
</spirit:logicalPort>
<spirit:physicalPort>
<spirit:name>wbs_ram_rty_o</spirit:name>
</spirit:physicalPort>
</spirit:portMap>
</spirit:portMaps>
</spirit:busInterface>
</spirit:busInterfaces>
</spirit:component>