Skip to content
View skandaprasad's full-sized avatar
  • Cisco Systems (India) Pvt. Ltd.
  • Mysore

Block or report skandaprasad

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. UART-Verilog UART-Verilog Public

    Verilog 4 1

  2. mpu6050-datalogger mpu6050-datalogger Public

    Real-time posture tracking using gyroscopes. This is a prototype.

    Python 2

  3. RISC-SPM RISC-SPM Public

    Verilog description of a RISC Storage Program Machine

    Verilog

  4. Verilog-Practice Verilog-Practice Public

    Some practice codes of Verilog HDL for digital design will be uploaded here.

    Verilog

  5. CodePurble/sap CodePurble/sap Public

    The SAP-1 in Verilog, and now as an ASIC!

    Verilog 9

  6. CodePurble/libezw CodePurble/libezw Public

    C library for EZW based compression (this project is under development and may not work as expected yet).

    C 4