Skip to content

Latest commit

 

History

History
42 lines (21 loc) · 1.08 KB

README.md

File metadata and controls

42 lines (21 loc) · 1.08 KB

async_logic

A collection of asynchronous logic circuits as found in the litterature

Asynchronous standard cells

  • Mutex

  • Muller Element (Or C-Element)

Single rail, 2-phase

arbitrer

From figure 3.16, page 42 :

Arbitrer

Single rail, 4-phase

Handshake arbitrer

From figure 5.21, page 79 :

Handshake Arbitrer

MISC

Pausible clock

  • Reference : Demystifying Data-Driven and Pausible Clocking Schemes. Robert Mullins and Simon Moore - Computer Laboratory, University of Cambridge

From figure 1, page 2 :

Pausible Clock