You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
{{ message }}
This repository has been archived by the owner on Jan 6, 2022. It is now read-only.
Using the zedboard branch I have managed to go through all the implementation steps but it seems that with Vivado 2018.2 the resources increase slightly and the design does not fit:
ERROR: [Place 30-640] Place Check : This design requires more Slice LUTs cells t han are available in the target device. This design requires 53754 of such cell types but only 53200 compatible sites are available in the target device.
any suggestions to reduce complexity ? I have tried to reduce the number of NB_CORES cores in pulp_soc_defines.sv from 2 to 1 and the number of NB_TCDM_BANKS from 4 to 2 but then there is a synthesis error.
The ZedBoard is not supported at the moment. Since you mentioned in #7 that you have access to a ZC706, I suggest you use that. If you want to contribute to bigpulp on the ZedBoard, please join the ongoing discussion in #4.
Hello,
Using the zedboard branch I have managed to go through all the implementation steps but it seems that with Vivado 2018.2 the resources increase slightly and the design does not fit:
ERROR: [Place 30-640] Place Check : This design requires more Slice LUTs cells t han are available in the target device. This design requires 53754 of such cell types but only 53200 compatible sites are available in the target device.
any suggestions to reduce complexity ? I have tried to reduce the number of NB_CORES cores in pulp_soc_defines.sv from 2 to 1 and the number of NB_TCDM_BANKS from 4 to 2 but then there is a synthesis error.
// CLUSTER
define NB_CORES 2
define NB_TCDM_BANKS 4The text was updated successfully, but these errors were encountered: