-
Notifications
You must be signed in to change notification settings - Fork 0
/
ref.bib
109 lines (96 loc) · 3.33 KB
/
ref.bib
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
@MISC{Yosys,
author = {Clifford Wolf},
title = {Yosys Open SYnthesis Suite},
howpublished = "\url{http://www.clifford.at/yosys/}"
}
@MISC{Trellis, author = {David Shah},
title = {{Project Trellis}},
howpublished = "\url{https://github.com/SymbiFlow/prjtrellis}"
}
@MISC{xray, author = {Google},
title = {{Project X-Ray}},
howpublished = "\url{https://github.com/SymbiFlow/prjxray}"
}
@MISC{nmigen,
author = {M-Labs},
title = {nMigen: A refreshed Python toolbox for building complex digital hardware},
howpublished = "\url{https://github.com/m-labs/nmigen}"
}
@misc{clash,
month = {December},
title = {C$\lambda$asH : from Haskell to hardware},
author = {C. {Baaij}},
year = {2009},
url = {http://essay.utwente.nl/59482/},
}
@article{chisel,
author = {Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avizienis, Rimas and Wawrzynek, John and Asanović, Krste},
year = {2012},
month = {06},
pages = {},
title = {Chisel: Constructing hardware in a Scala embedded language},
doi = {10.1145/2228360.2228584}
}
@MISC{IceStorm,
author = {Clifford Wolf and Mathias Lasser},
title = {Project IceStorm},
howpublished = "\url{http://www.clifford.at/icestorm/}"
}
@misc{symbiflow,
author = {SymbiFlow},
title = {{Open source FPGA tooling for rapid innovation}},
howpublished = "\url{https://symbiflow.github.io/}",
year = {2018},
note = "accessed 20 November 2019"
}
@misc{1903.10407,
Author = {David Shah and Eddie Hung and Clifford Wolf and Serge Bazanski and Dan Gisselquist and Miodrag Milanović},
Title = {Yosys+nextpnr: an Open Source Framework from Verilog to Bitstream for Commercial FPGAs},
Year = {2019},
Eprint = {arXiv:1903.10407},
}
@misc{nexpnrfaq,
author = {David Shah},
title = {{Nextpnr FAQ}},
howpublished = "\url{https://github.com/YosysHQ/nextpnr/blob/master/docs/faq.md}",
year = {2018},
note = "accessed 20 November 2019"
}
@misc{yosysman,
author = {Clifford Wolf},
title = {{Yosys Manual}},
howpublished = "\url{http://www.clifford.at/yosys/files/yosys_manual.pdf}",
year = {2015},
note = "accessed 21 November 2019"
}
@misc{gowinprim,
author = {Gowin Semi},
title = {{Gowin FPGA Primitive User Guide}},
howpublished = "\url{https://www.gowinsemi.com/en/support/database/}",
year = {2019},
note = "accessed 21 November 2019"
}
@misc{prime,
author = {David Shah},
title = {{firmware.s}},
howpublished = "\url{https://github.com/SymbiFlow/prjtrellis/blob/master/examples/picorv32_versa5g/firmware.s}",
year = {2019},
note = "accessed 25 November 2019"
}
@inproceedings{Rose:2012:VPA:2145694.2145708,
author = {Rose, Jonathan and Luu, Jason and Yu, Chi Wai and Densmore, Opal and Goeders, Jeffrey and Somerville, Andrew and Kent, Kenneth B. and Jamieson, Peter and Anderson, Jason},
title = {The VTR Project: Architecture and CAD for FPGAs from Verilog to Routing},
booktitle = {Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
series = {FPGA '12},
year = {2012},
isbn = {978-1-4503-1155-7},
location = {Monterey, California, USA},
pages = {77--86},
numpages = {10},
url = {http://doi.acm.org/10.1145/2145694.2145708},
doi = {10.1145/2145694.2145708},
acmid = {2145708},
publisher = {ACM},
address = {New York, NY, USA},
keywords = {CAD, FPGA, architecture},
}