You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This repository contains a backend for generating digital circuit descriptions from Manifold schematics. The backend targets a synthesizable subset of VHDL.