Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[test-triage] sram_ctrl/{main,ret}:sram_ctrl_stress_all{,_with_rand_reset} #23444

Closed
2 tasks
HU90m opened this issue Jun 3, 2024 · 2 comments
Closed
2 tasks

Comments

@HU90m
Copy link
Member

HU90m commented Jun 3, 2024

Hierarchy of regression failure

Block level

Failure Description

UVM_WARNING @ 35309663403 ps: (uvm_reg_field.svh:1264) [UVM/FLD/SET/BSY] Setting the value of field "en" while containing register "sram_ctrl_regs_reg_block.readback" is being accessed may result in loss of desired field value. A race condition between threads concurrently accessing the register model is the likely cause of the problem.

Steps to Reproduce

GitHub Revision: 8cb25a6867

./util/dvsim/dvsim.py hw/ip/sram_ctrl/dv/sram_ctrl_main_sim_cfg.hjson -i sram_ctrl_stress_all \
    --build-seed 26638040090898561482658723926798947801831709189350919955228328310045202344042 \
    --fixed-seed 95406650109520020538065943561764986450042451907920781657771145504888113370195

The two changes made to this block between it passing and failing are #23212 and #23292 .

Tests with similar or related failures

The following also broke at the same time.

@nasahlpa
Copy link
Member

nasahlpa commented Jun 3, 2024

This will be fixed once #23360 has been merged.

@vogelpi
Copy link
Contributor

vogelpi commented Jun 4, 2024

Closing as #22360 has been merged now.

@vogelpi vogelpi closed this as completed Jun 4, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

No branches or pull requests

4 participants