Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[ExportVerilog] Avoid inlining unpacked array expressions to declarations for tool compatibility #4548

Merged
merged 1 commit into from
Aug 19, 2024
Merged

[ExportVerilog] Avoid inlining unpacked array expressions to declarations for tool compatibility #4548

merged 1 commit into from
Aug 19, 2024

Commits on Aug 16, 2024

  1. [ExportVerilog] Don't inline unpacked array assignments

    @uenoku
    uenoku committed Aug 16, 2024
    Configuration menu
    Copy the full SHA
    15a5c99 View commit details
    Browse the repository at this point in the history