Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

General questions about benchmarking #104

Open
rogpld opened this issue Nov 24, 2021 · 1 comment
Open

General questions about benchmarking #104

rogpld opened this issue Nov 24, 2021 · 1 comment

Comments

@rogpld
Copy link

rogpld commented Nov 24, 2021

I'm interested in doing some custom benchmarks on OpenPiton + Ariane.

Is there a way to get the l1.5 and l2 miss rate from the simulations? Running

sims -sys=manycore -x_tiles=1 -y_tiles=1 -vlt_run -ariane dhrystone.riscv -precompiled -rtl_timeout=10000000 -post_process_cmd="perf > perf.log"

gives me an empty perf.log file. I see no performance results besides the cycle count printed from within the dhrystone elf (which reflects the perf. counters results and has no information about l1.5 and l2).

Thank you.

@Jbalkind
Copy link
Collaborator

Just seeing this now (broken email notification settings) and I assume you probably resolved this already. I'll leave an answer for posterity:

Page 40 of the microarchitecture specification explains the address formatting to get L2 accesses and misses: http://openpiton.org/docs/micro_arch.pdf

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants